

## Dr Balraj Singh

Assistant Professor

Department of Electronics & Communication Engineering

Qualifications: Ph. D, M. E, B.Tech.

Area of Interest: Semiconductor Device Modeling, Nanoscale FETs for CMOS applications

Contact No.: 9457166920

Email Id: [balraj.Singh@gbpec.ac.in](mailto:balraj.Singh@gbpec.ac.in), [balraj.bits@gmail.com](mailto:balraj.bits@gmail.com)



### Educational Qualifications:

- Ph.D. in Analytical Modeling and Simulation of Double Gate Junctionless Field Effect Transistors (DG—JLFETs), **Indian Institute Technology (Banaras Hindu University) Varanasi (UP)-221005**, India, 2017.
- M.E. in Embedded System, **Birla Institute of Technology and Science, Pilani, Rajasthan** India, 2008.
- B.Tech. in Electronics & Communication Engineering, I.E.T., M.J.P.Rohlkhand University Bareilly (U.P.), India, 2005.

### Work Experience:

- **Assistant Professor (Sr. Scale)**, Department of Electronics & Communication Engineering, G. B. Pant Engineering College, Pauri Garhwal, (UK) INDIA-246 194, **16 Jan 2015 to till date in PB-3 `15600-39100 AGP 7000.**
- **Assistant Professor** Department of Electronics & Communication Engineering, G. B. Pant Engineering College, Pauri Garhwal, (UK) INDIA-246 194, **16 Jan 2010 to 15 Jan 2015 in PB-3 `15600-39100 AGP 6000.**
- **Lecturer**, Department of Electronics & Communication Engineering, CET, IFTM Moradabad, **4 Aug 2009 to 12 Jan 2010.**

### Administrative Experience:

1. Controller Examination. B. Pant Institute of Engineering and Technology, Pauri Garhwal, from 5/03/ 2018 to till date.
2. Warden, Badri Hostel (120 Seated Hostel) from 01/02/2017 to 27/06/2020
3. Officer in Charge, Communication, G. B. Pant Engineering College, Pauri Garhwal, from 27 /07 2011 to 19/07/2013.
4. Team Manager, ECE Team, G. B. Pant Engineering College, Pauri Garhwal, from Oct 2010 to 2013 date.
5. Warden, krdar (C+D), G. B. Pant Engineering College, Pauri Garhwal, from 21/11/2011 to 19/07/ 2013
6. Asst. Warden, krdar (C+D), G. B. Pant Engineering College, Pauri Garhwal, from 13/07/2011 to 21/11/ 2011.
7. Asst. Warden, Raman Hostel G. B. Pant Engineering College, Pauri Garhwal, from 06/05 2010 to 13/07/2011.

8. Member Campus wide networking, G. B. Pant Engineering College, Pauri Garhwal, 2012.

### Subjects Taught:

1. Basic Electronics Engineering
2. Analog Electronics Circuits
3. Analog Integrated Circuits
4. Microelectronics
5. Analog Circuits
6. Network Analysis and Synthesis
7. VLSI Design

### Area of Research:

- Modeling and Simulation of Semiconductor Devices

**Google Scholar Profile:** Citations: 449, h index: 11, i10 index: 12 on 7<sup>th</sup> Sep, 2020.  
(Link: [https://scholar.google.co.in/citations?user=Upd\\_C5AAAAAJ&hl=en](https://scholar.google.co.in/citations?user=Upd_C5AAAAAJ&hl=en) )

### Research Publications:

#### International Journals:

1. Aanchal Garg, **Balraj Singh** and Yashvir Singh "Dual-Gate Junctionless FET on SOI for High Frequency Analog Applications," **Silicon**, online,11 Aug 2020, <https://doi.org/10.1007/s12633-020-00609-9>. **(Impact Factor: 1.499 )**.
2. Sandeep Kumar, Yashvir Singh , **Balraj Singh** , Pramod Kumar Tiwari, " Simulation Study of Dielectric Modulated Dual Channel Trench Gate TFET Based Biosensor," in IEEE Sensors Journal, 10 June 2020, [doi: 10.1109/JSEN.2020.3001300](https://doi.org/10.1109/JSEN.2020.3001300). **(Impact Factor: 3.07 )**.
3. Sandeep Kumar, Yashvir Singh, **Balraj Singh** , Extended Source Double-Gate Tunnel FET based Biosensor with Dual Sensing Capabilities, **International journal of "Silicon"**, 2020 <https://doi.org/10.1007/s12633-020-00565-4>. **(Impact Factor: 1.499 )**.
4. Aanchal Garg., Yashvir Singh & **Balraj Singh**. Dual-Channel Junctionless FETs for Improved Analog/RF Performance. **Silicon** (2020). <https://doi.org/10.1007/s12633-020-00545-8>. **(Impact Factor: 1.499 )**.
5. Yograj Singh Duksh1, **Balraj Singh**, Deepti Gola, Pramod Kumar Tiwari, Satyabrata Jit, Subthreshold Modeling of Graded Channel Double Gate Junctionless FETs. **Silicon** (2020). <https://doi.org/10.1007/s12633-020-00514-1>. **(Impact Factor: 1.499 )**.
6. T., Joshi, **Balraj Singh** and Y Singh. Controlling the ambipolar current in ultrathin SOI tunnel FETs using the back-bias effect. **J Comput Electron** 19, 658–667 (2020). <https://doi.org/10.1007/s10825-020-01484-8>. **(Impact Factor: 1.532)**
7. Aanchal Garg, **Balraj Singh**, Yashvir Singh, A new trench double gate junctionless FET: A device for switching and analog/RF applications, **AEU - International Journal of Electronics and Communications**, Volume 118, 2020, 153140, ISSN 1434-8411, <https://doi.org/10.1016/j.aeue.2020.153140>. **(Impact Factor: 2.94)**
8. T. Joshi, Y. Singh and **Balraj Singh**, " "Extended-Source Double-Gate Tunnel FET With

- Improved DC and Analog/RF Performance," in IEEE Transactions on Electron Devices, vol. 67, no. 4, pp. 1873-1879, April 2020, [doi: 10.1109/TED.2020.2973353](https://doi.org/10.1109/TED.2020.2973353). **(Impact Factor: 2.913)**
9. D. Gola, **Balraj Singh**, P. S. T. N. Srinivas and P. K. Tiwari, "Thermal Noise Models for Trigate Junctionless Transistors Including Substrate Bias Effects," in IEEE Transactions on Electron Devices, vol. 67, no. 1, pp. 263-269, Jan. 2020, [doi: 10.1109/TED.2019.2953084](https://doi.org/10.1109/TED.2019.2953084). **(Impact Factor: 2.913)**.
  10. T. Joshi, Y. Singh **and Balraj Singh**, "Dual-channel trench-gate tunnel FET for improved ON-current and subthreshold swing," in Electronics Letters, vol. 55, no. 21, pp. 1152-1155, 17 10 2019, [doi: 10.1049/el.2019.2219](https://doi.org/10.1049/el.2019.2219). **(Impact Factor: 1.316)**
  11. Deepti Gola, **Balraj Singh**, Jawar Singh, Satyabrata Jit and Pramod Kumar Tiwari, "Static and Quasi-Static Drain Current Modeling of Tri-Gate Junctionless Transistor with Substrate Bias Induced Effects" IEEE Trans. Electron Devices, vol. 66, no. 7, pp. 2876-2883, July 2019, [doi: 10.1109/TED.2019.2915294](https://doi.org/10.1109/TED.2019.2915294). **(Impact Factor: 2.913)**.
  12. Deepti Gola, **Balraj Singh**, and Pramod Kumar Tiwari, "Subthreshold Characteristic Analysis and Model for Tri-Gate SOI MOSFETs using Substrate Bias Induced Effects." in **IEEE Transactions on Nanotechnology**, vol. 18, pp.329 -335, 2019. **DOI: [10.1109/TNANO.2019.2906567](https://doi.org/10.1109/TNANO.2019.2906567)**. **(Impact Factor: 2.857)**.
  13. **Balraj Singh**, Trailokya Nath Rai, Deepti Gola, Kunal Singh, Ekta Goel, Sanjay Kumar, Pramod. Kumar Tiwari, and Satyabrata Jit, "Ferro-electric stacked gate oxide heterojunction electro-statically doped source/drain double-gate tunnel field effect transistors: A superior structure," **Mater. Sci. Semicond. Process.**, vol. 71, pp. 161–165, 2017. [doi.org/10.1016/j.mssp.2017.07.014](https://doi.org/10.1016/j.mssp.2017.07.014) **(Impact Factor: 2.359)**.
  14. **Balraj Singh**, Deepti Gola, Kunal Singh, Ekta Goel, Sanjay Kumar, and Satyabrata Jit "Analytical modeling of subthreshold characteristics of ion-implanted symmetric double gate junctionless field effect transistors," **Mater. Sci. Semicond. Process.**, vol. 58, pp. 82–88, 2017. [doi.org/10.1016/j.mssp.2016.10.051](https://doi.org/10.1016/j.mssp.2016.10.051) **(Impact Factor: 2.359)**.
  15. **Balraj Singh**, Deepti Gola , Kunal Singh, Ekta Goel, Sanjay Kumar and Satyabrata Jit "2-D Analytical Threshold Voltage Model for Dielectric Pocket Double-Gate Junctionless FETs by Considering Source/Drain Depletion Effects ," **IEEE Trans. Electron Devices**, vol. 64, no. 3, pp. 901–908, 2017. [DOI: 10.1109/TED.2016.2646460](https://doi.org/10.1109/TED.2016.2646460) **(Impact Factor: 2.605)**.
  16. **Balraj Singh**, Deepti Gola, Kunal Singh, Ekta Goel, Sanjay. Kumar, and Satyabrata Jit, "Analytical Modeling of Channel Potential and Threshold Voltage of Double-Gate Junctionless FETs With a Vertical Gaussian-Like Doping Profile," **IEEE Trans. Electron Devices**, vol. 63, no. 6, pp. 2299–2305, 2016. **(Impact Factor: 2.605)** [DOI: 10.1109/TED.2016.2556227](https://doi.org/10.1109/TED.2016.2556227).
  17. **Balraj Singh**, Deepti Gola, Ekta Goel, Sanjay Kumar, Kunal Singh, and Satyabrata Jit, "Dielectric pocket double gate junctionless FET: a new MOS structure with improved subthreshold characteristics for low power VLSI applications," **J. Comput. Electron.**, vol. 15, no. 2, pp. 502–507, 2016. **(Impact Factor: 1.526)** [DOI: 10.1007/s10825-016-0808-3](https://doi.org/10.1007/s10825-016-0808-3).

18. Deepti Gola, **Balraj Singh**, and P. K. Tiwari, "Subthreshold Modeling of Tri-Gate Junctionless Transistors with Variable Channel Edges and Substrate Bias Effects" *IEEE Trans. Electron Devices* Volume: 65 , Issue: 5 , May 2018 [DOI: 10.1109/TED.2018.2809865](https://doi.org/10.1109/TED.2018.2809865) (Impact Factor 2.605).
19. Deepti Gola, **Balraj Singh**, and P. K. Tiwari, "A Threshold Voltage Model of Tri-Gate Junctionless Field-Effect Transistors Including Substrate Bias Effects," *IEEE Trans. Electron Devices*, vol. 64, no. 9, pp. 3534–3540, 2017. [DOI: 10.1109/TED.2017.2722044](https://doi.org/10.1109/TED.2017.2722044) (Impact Factor: 2.605).
20. Sanjay Kumar, Kunal Singh, Sweta Chander, Ekta Goel, Prince Kumar Singh, Kamlaksha Baral, **Balraj Singh** and Satyabrata Jit, "2-D Analytical Drain Current Model of Double- Gate Heterojunction TFETs With a SiO<sub>2</sub>/HfO<sub>2</sub> Stacked Gate-Oxide Structure" *IEEE Trans. Electron Devices* Volume: 65, Issue: 1, Jan. 2018 . [DOI: 10.1109/TED.2017.2773560](https://doi.org/10.1109/TED.2017.2773560) (Impact Factor 2.605).
21. Kunal Singh, Sanjay Kumar, Ekta Goel, **Balraj Singh**, and Satyabrata Jit, "Effects of source/drain elevation and side spacer dielectric on drivability performance of non-abrupt ultra shallow junction gate underlap GAA MOSFETs," *Indian J. Phys. February 2018, Volume 92, Issue 2, pp 171–176*. [doi.org/10.1007/s12648-017-1091-2](https://doi.org/10.1007/s12648-017-1091-2) (Impact Factor 0.988).
22. Ekta Goel, Sanjay Kumar, **Balraj Singh**, Kunal. Singh, and Satyabrata Jit, "Two-dimensional model for subthreshold current and subthreshold swing of graded-channel dual-material double-gate (GCDMDG) MOSFETs," *Superlattices Microstruct.*, vol. 106, no. April, pp. 147–155, 2017. [doi.org/10.1016/j.spmi.2017.03.047](https://doi.org/10.1016/j.spmi.2017.03.047) (Impact Factor: 2.123)
23. Sanjay Kumar, Ekta Goel, Kunal Singh, **Balraj Singh**, and Prince Kumar Singh and Satyabrata Jit "2-D Analytical Modeling of the Electrical Characteristics of Dual-Material Double- Gate TFETs With a SiO<sub>2</sub> / HfO<sub>2</sub> Stacked Gate-Oxide Structure," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 960–968, 2017. [DOI: 10.1109/TED.2017.2773560](https://doi.org/10.1109/TED.2017.2773560) (Impact Factor: 2.605)
24. Ekta Goel, Kunal Singh, **Balraj Singh**, Sanjay. Kumar, and Satyabrata Jit, "2-D analytical modeling of subthreshold current and subthreshold swing for ion-implanted strained-Si double-material double-gate (DMDG) MOSFETs," *Indian J. Phys.*, vol. 91, no. 9, pp. 1069–1076, 2017. [DOI: 10.1007/s12648-017-1019-x](https://doi.org/10.1007/s12648-017-1019-x) ( Impact Factor 0.988)
25. Kunal Singh, Sanjay Kumar, Ekta Goel, **Balraj Singh**, Sarvesh Dubey and Satyabrata Jit, "Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs," *J. Electron. Mater.*, vol. 46, no. 1, pp. 520–526, 2017. [DOI: 10.1007/s11664-016-4912-8](https://doi.org/10.1007/s11664-016-4912-8) (Impact Factor: 1.579)
26. Ekta Goel, **Balraj Singh**, Sanjay Kumar, Kunal Singh, and Satyabrata Jit "Analytical threshold voltage modeling of ion-implanted strained-Si double-material double-gate (DMDG) MOSFETs," *Indian J. Phys.*, vol. 91, no. 4, pp. 383–390, 2016. [DOI: 10.1007/s12648-016-0918-6](https://doi.org/10.1007/s12648-016-0918-6) ( Impact Factor 0.988)
27. Kunal Singh, Sanjay Kumar, Ekta Goel, **Balraj Singh**, Mrigendra Kumar, Sarvesh Dubey

- and Satyabrata Jit, "Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile," *J. Electron. Mater.*, vol. 46, no. 1, pp. 579–584, 2017. [DOI: 10.1007/s11664-016-4914-6](https://doi.org/10.1007/s11664-016-4914-6) (Impact Factor: 1.579)
28. Sanjay Kumar, Ekta Goel, Kunal Singh, **Balraj Singh**, Mrigendra Kumar, and Satyabrata Jit, "A Compact 2-D Analytical Model for Electrical Characteristics of Double-Gate Tunnel Field-Effect Transistors With a SiO<sub>2</sub> / High- $k$  Stacked Gate-Oxide Structure," *IEEE Trans. Electron Devices*, vol. 63, no. 8, pp. 3291–3299, 2016 (Impact Factor: 2.605). [DOI: 10.1109/TED.2016.2572610](https://doi.org/10.1109/TED.2016.2572610)
  29. Ekta Goel, Sanjay Kumar, Kunal Singh, **Balraj Singh**, Mrigendra Kumar, and Satyabrata Jit,, "2-D Analytical Modeling of Threshold Voltage for Graded-Channel Dual-Material Double-Gate MOSFETs," *IEEE Trans. Electron Devices*, vol. 63, no. 3, pp. 966–973, 2016. (Impact Factor: 2.605). [DOI: 10.1109/TED.2016.2520096](https://doi.org/10.1109/TED.2016.2520096)
  30. Mrigendra Kumar, Sanjay Kumar, Ekta. Goel, Kunal Singh, Balraj Singh, and Satyabrata Jit "Strain-Induced Plasma Radiation in Terahertz Domain in Strained-Si-on-Insulator MOSFETs," *IEEE Trans. Plasma Sci.*, Volume: 44 , [Issue: 3](#) , March 2016 pp. 245–249, 2016. (Impact Factor: 1.252). [DOI: 10.1109/TPS.2016.2516588](https://doi.org/10.1109/TPS.2016.2516588)
  31. Kunal Singh, Sanjay Kumar, Ekta Goel, Balraj Singh, Mrigendra Kumar, S. Dubey, and S. Jit, "Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile," *J. Electron. Mater.*, vol. 45, no. 4, pp. 2184–2192, 2016. (Impact Factor: 1.579) [DOI: 10.1007/s11664-015-4254-y](https://doi.org/10.1007/s11664-015-4254-y)
  32. Brajesh Kumar Kaushik, S.K.Verma, and **Balraj Singh**, "Encoding in VLSI Interconnects," in *Communications in Computer and Information Science*, vol. 154, no. January, 2011, pp. 260–269. [DOI: 10.1007/978-3-642-21153-9\\_24](https://doi.org/10.1007/978-3-642-21153-9_24)

#### International Conferences:

1. Tripuresh Joshi Yashvir Singh and **Balraj Singh** "A simulation Study of Double Channel Trench gate Tunnel FET for Analog Applications" IEEE International conference on Advances in Computing, Communication & Materials (ICACCM-2020) at Tula's Institute Dehradun, India, August 21-22, 2020.
2. A. Garg, Y. Singh and **Balraj Singh**, "Performance Optimization of Vertical Gaussian Doped SOI Junctionless FET with Substrate Bias Effects," IEEE, 2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE), Dehradun Uttarakhand, India, 2019, pp. 223-226, [doi: 10.1109/WITCONECE48374.2019.9092931](https://doi.org/10.1109/WITCONECE48374.2019.9092931).
3. D. Gola, **Balraj Singh**, and P. K. Tiwari, "Analytical Modeling of Analog/RF Parameters for Trigate Junctionless Field Effect Transistor Incorporating Substrate Biasing Effects," TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON), Kochi, India, 2019, pp. 1838-1841, [doi: 10.1109/TENCON.2019.8929248](https://doi.org/10.1109/TENCON.2019.8929248).

4. **Balraj Singh**, D. Gola and S. Jit, "Subthreshold Performance Analysis of Double-Fin Multi-channel Junctionless Transistor with Substrate Bias Effects," TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON), Kochi, India, 2019, pp. 1834-1837, [doi: 10.1109/TENCON.2019.8929269](https://doi.org/10.1109/TENCON.2019.8929269).
5. **Balraj Singh** and Satyabrata Jit, "Performance Investigation of Cylindrical Double Gate Junctionless FET" 2018 5th IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON), Date of Conference: 2-4 Nov. 2018, [DOI: 10.1109/UPCON.2018.8596924](https://doi.org/10.1109/UPCON.2018.8596924).
6. Sanjay Kumar, Kamalaksha Baral, Sweta Chander, Prince Kumar Singh, **Balraj Singh**, and Satyabrata Jit, " Performance Evaluation of Double Gate III-V Heterojunction Tunnel FETs with SiO<sub>2</sub>/HfO<sub>2</sub> Gate Oxide Structure " in the proceedings of 2018, IEEE International Symposium on Devices, Circuits and Systems, **ISDCS 2018** [DOI: 10.1109/ISDCS.2018.8379681](https://doi.org/10.1109/ISDCS.2018.8379681).
7. **Balraj Singh**, Deepti Gola, Kunal Singh, Ekta Goel, Sanjay Kumar, and Satyabrata Jit, "Temperature Sensitivity Analysis of Double Gate Junctionless Field Effect Transistor with Vertical Gaussian Doping Profile," in the proceedings of 2016 **IEEE International Conference on Micro-Electronics and Telecommunication Engineering (ICMETE)**, 2016, pp. 675–679. [DOI: 10.1109/ICMETE.2016.127](https://doi.org/10.1109/ICMETE.2016.127).
8. **Balraj Singh**, Deepti Gola, Kunal Singh, Ekta Goel, Sanjay Kumar, and Satyabrata Jit, "Performance Evaluation of Double Gate Junctionless Field Effect Transistor with Vertical Gaussian Doping Profile," in the proceedings of 2016 IEEE International Conference On Recent Trends In Electronics Information Communication Technology (RTEICT), 2016, pp. 675–679. [DOI: 10.1109/RTEICT.2016.7807930](https://doi.org/10.1109/RTEICT.2016.7807930)
9. Shashi Kala Nagarkoti, **Balraj Singh**, and Manoj Kumar, "An algorithm for fetal heart rate detection using wavelet transform," in the proceedings of 2012 IEEE 1st International Conference on Recent Advances in Information Technology (RAIT), 2012, pp. 838–840. [DOI: 10.1109/RAIT.2012.6194533](https://doi.org/10.1109/RAIT.2012.6194533)
10. **Balraj Singh**, Shashi Kala Nagarkoti, and Brajesh Kumar Kaushik, "A modified algorithm for maternal heart rate detection using RR interval," in Proceedings of 2011 IEEE International Conference on Emerging Trends in Networks and Computer Communications, ETNCC2011, 2011, no. 1, pp. 39–42. [DOI: 10.1109/ETNCC.2011.5958482](https://doi.org/10.1109/ETNCC.2011.5958482)

#### **Ph. D. Thesis Supervision:**

##### **Submitted:**

1. Tripuresh Joshi, Performance Improvement of TFETs for Switching and Analog/RF Applications, Jul 2020 (with Prof. Y. Singh).

##### **In Progress:**

1. Sandeep Kumar, Modeling and Simulation of Dielectrically-Modulated TEFT and JFET Based Biosensors (with Prof. Y. Singh).
2. Aanchal Garg, Performance Evaluation of Junctionless FETs for Switching and Analog/RF Applications (with Prof. Y. Singh).

#### **M. Tech. Thesis Supervision:**

##### **Completed (2011 onwards):**

1. Shashikala Nagar koti, Performance Evaluation of Algorithm for Heart Rate Extraction from Maternal Abdominal Electrocardiogram, 2011.
2. Priyanka Painuly, Performance Investigation of SOI Junctionless Field Effect Transistor with Vertical Linear Doping Profile in the Channel, 2017.
3. Ankit Kumar Sani, Analytical Modeling and simulation of SOI Junctionless FETs with vertical doping in the Channel, 2018.
4. Ashish Badola, Performance optimization of SOI Tunnel FETs, 2018

#### **Professional Activities:**

##### **Professional Affiliation:**

1. Member, the Institute of Electrical and Electronic Engineers (IEEE).

##### **Reviewer in International Journals:**

1. IEEE Transactions on Electron Devices
2. Review IEEE Transactions on Nanotechnology
3. Journal of IEEE Access
4. International Journal of Electronics and Device Physics
5. Journal of Computational Electronics, Springer.
6. IET Circuits, Devices & Systems.
7. International Journal of Electronics and Communications.
8. Journal of Silicon, Springer.
9. Journal of Semiconductor Science and Technology, IOPscience.
10. Journal of International Journal of Numerical Modelling: Electronic Networks, Devices and Fields
11. Journal of Microelectronics Reliability, Elsevier.

#### **Conferences/Seminars/Symposia/Workshops/Orientation Course Attended**

1. TEQIP FDP on “**Recent Research Trends in Electronics and Communication Engineering**” from August 18/08/2020 to 28/08/2020 at the Department of Electronics and Communication Engineering, G.B Pant institute of Engineering and Technology, Pauri Garhwal, Uttarakhand.
2. TEQIP III Special Summer course on “**Active Learning, Autonomy, Academic Governance and R & D**” at IIT Roorkee from 02-06 July 2018.

3. TEQIP short term course on “ **Digital image processing and its applications**” from December 20-24,2017 at the Department of Computer science and Engineering, G.B Pant institute of Engineering and Technology, Pauri Garhwal, Uttarakhand.
4. QIP short term course on “**Modeling and Simulation of Advanced Semiconductor Devices**” from July 17-22, 2017 in the Department of Electronics Engineering, IIT(BHU),Varanasi.
5. QIP short term course on “**Modeling, Simulation and Characterization of Nano-Transistors**” from October 26-30, 2015 at Department of Electrical Engineering, IIT Kanpur.
6. TEQIP **Funded Workshop /Refresher Course on Advanced VLSI Design** from Sept 16-30,2012 at Birla Institute of Technology MESRA,Ranchi.
7. QIP short term course on “**Embedded System and its applications to Power Electronics**” from July 5-9, 2010 at IIT Roorkee.

#### **Invited Lecture Delivered on:**

1. “**Modeling and simulations of Junctionless FETs**” delivered on March 27, 2018 at Department of Electronics and Communication Engineering, Model Institute of Engineering and Technology, Jammu.
2. “**Negative capacitance Tunnel FETs for Low power applications**” delivered on May 9, 2018 at FDP on **Emerging Issues In VLSI Design** organized by the Department of Electronics and Communication Engineering, Shri Mata Vaishno Devi University, Katra, Jammu, during May 07 -11, 2018.
3. “**Junctionless Field Effect Transistor**” at the FDP on Nano-electronic & VLSI Devices, Circuits and Systems organized by the Department of Electronics and Communication Engineering, NIT Uttarakhand, during Nov 04 - 08, 2019 .
4. “**Advanced Semiconductor Devices for Low Power Applications**” delivered on August 27, 2021 at online one week lecture series (Short term course) under Young Profession Affinity Group organized by Women Institute of Technology, Dehradun, during August 24-28,2020.

#### **Short-Term Courses/Faculty Development Programmes/Conferences Organized:**

1. Recent Trends in Electronic Devices and Signal Processing” from Oct 10-11, 2017 at GBPIET, Pauri Garhwal.
2. TEQIP-III sponsored one week Short-Term Course on “**Modeling and Simulation of Advanced Semiconductor Devices & VLSI circuits** “ from 25/06/2018 to 29/06/2018, Department of Electronics and Communication Engineering, GBPIET, Pauri Garhwal.